Minimum skew multiple clock routing in synchronous ASIC systems

The problem of routing in the multiple clock environment is more complicated than a single clock environment. An efficient algorithm to obtain minimum skew layout for two clocks in a synchronous system is presented. The algorithm is tested on several industrial benchmarks with promising results. The routing layouts achieve almost zero skew, while using a minimum wire length for multiple clock routing.<
>