Design of an analog DFE for disk-drive applications

An architecture for a fully differential high-speed analog decision feedback equalizer is presented. Practical problems associated with an analog implementation and algorithm modifications necessary to overcome some of these problems are discussed. Circuit design and layout considerations for the equalizer as well as simulation and verification methods are described. Future improvements for higher data rates are also discussed.<
>