A hybrid shared-memory/space-division architecture for large fast packet switches | IEEE Conference Publication | IEEE Xplore