A bit-level systolic architecture for very high performance IIR filters | IEEE Conference Publication | IEEE Xplore