Efficient circuit configurations for algorithmic analog to digital converters

The authors focus on efficient circuit configurations for algorithmic analog-to-digital (A/D) conversion. Several new circuit configurations which achieve the maximum throughput obtainable from a recirculating architecture while minimizing chip area and power are presented. Results for a 10-b prototype are presented.<
>