Extension of a transistor level digital timing simulator to include first order analog behavior

The simulator is built on the second-generation MOTIS mixed-mode simulator to accommodate simulation for analog circuits. It uses circuit-simulation techniques for the analog portions of the chip, and timing and logic simulation techniques for the digital portions. The simulator can be used for overall design verification of a chip at the transistor level.<
>