Optimizing real-time fault tolerance design in WSI

An overview of real-time fault tolerance performance issues is provided, and a systematic approach to the optimization of real-time fault tolerance design in VLSI and wafer scale architectures is described and illustrated. The approach is based on the identification of fundamental optimization metrics, represented by simple product and quotient (reciprocal product) relationships, which extend traditional cost/benefit analysis to real-time fault tolerance in VLSI and wafer scale architectures and systems.<
>