Minimally synchronized architectures: a new approach to the design of parallel architectures

A special class of architecture which supports parallel interpretation of abstract machine language is presented. An experimental architecture based on this design procedure is presented. A cycle-level simulator of this machine is employed to measure and analyze the performance of the architecture with synthetic benchmark programs.<
>