A 64 Mbit DRAM trench capacitor cell with field-plate isolation

A 2 mu m/sup 2/ field-plate isolated trench capacitor cell for 64 Mbit DRAM has been fabricated and demonstrated. Using 5.5 nm nitride/oxide dielectrics on 6 mu m deep trench with 0.6 mu m opening, the cell capacitance reaches 45-50 fF/cell. The bitline and word-line capacitances, 0.9 fF/cell and 2.0 fF/cell, respectively, are also favorably low for achieving low power consumption, high access speed, and large sensing signal. Both 0.3 mu m field-plate isolation and pass-gate transistor have been realized with minimum narrow-width effect. The trench-to-trench leakage is negligible at operating voltage with 0.5 mu m inter-trench space. Fully functional 16 Mbit and 4 K mini-array of 64 Mbit DRAM have been successfully fabricated with data retention time longer than 1 sec at 90 degrees C. These data support that this trench capacitor cell is a viable candidate for the 64 Mbit DRAM.<
>