FNSIM: a functional fault simulator for efficient testability analysis

The problems of designing a versatile fault simulator for circuits lacking low-level structural details (no gate-level or transistor-level description) are addressed. Techniques of functional fault-modelling for test generation have been adapted to fault simulation. Methods for efficient handling of undetermined states are considered. A C++ implementation has been produced.<
>