A divide-and-conquer approach to test generation for large synchronous sequential circuits | IEEE Conference Publication | IEEE Xplore