Low noise digital logic techniques | IEEE Conference Publication | IEEE Xplore