Design of a self-testing and self-repairing structure for highly hierarchical ultra-large capacity memory chips | IEEE Journals & Magazine | IEEE Xplore