Paralleled hardware annealing for optimal solutions on electronic neural networks | IEEE Journals & Magazine | IEEE Xplore