A speedup method of a high-speed direct-coupled Josephson logic gate | IEEE Journals & Magazine | IEEE Xplore