Implementing precise interruptions in pipelined RISC processors | IEEE Journals & Magazine | IEEE Xplore