Silicon compilation of video-rate digital filters

The design and implementation of a silicon compiler system for video-rate digital filters are presented. The compiler is capable of mapping arbitrary linear filters, given in the form of a ratio of polynomials in Z/sup -1/ or signal flow graph, into compact VLSI layouts. Filters from actual video processing systems are synthesized to demonstrate the effectiveness of the compiler.<
>