A latency-hiding scheme for multiprocessors with buffered multistage networks | IEEE Conference Publication | IEEE Xplore