Sizing of cell-level analog circuits using constrained optimization techniques | IEEE Journals & Magazine | IEEE Xplore