An analog CMOS programmable and configurable neural network

The object of this paper is to describe an analog CMOS realization of a programmable and configurable neural network chip and the mixed-mode analog/digital system it will be used in. The intention is that the chip(s) be used in the environment of a digital host computer, with the training or learning algorithm implemented in software, while also permitting operation in a stand-alone execution phase.<
>