Simulation and optimization of interconnect delay and crosstalk in multi-chip modules | IEEE Conference Publication | IEEE Xplore