A novel CMOS structure with a reduced drain-substrate capacitance

To implement this structure, lateral diffusion of impurities from the doped polysilicon films to the silicon substrate is used. The fabrication steps are described in detail and the electrical characteristics of the device are summarized. It is shown experimentally that the drain-substrate capacitance is approximately a 0.7 times smaller than that for the conventional CMOS transistor.<
>