A design algorithm for all-pass delay equalisers | IET Conference Publication | IEEE Xplore