Modeling live and dead lines in cache memory systems | IEEE Journals & Magazine | IEEE Xplore