Optimal module set and clock cycle selection for DSP synthesis | IEEE Conference Publication | IEEE Xplore