VLSI neurocomputing with analog programmable chips and digital systolic array chips

Progress in the system architectures and VLSI implementations of analog and digital electrical neuroprocessors is described. In analog programmable neural chips, electronic neurons and synapses are realized by operational amplifiers and synthesized resistors, respectively. The synapse weight information is stored in the dynamically refreshed capacitors for medium-term storage or in the floating gates of double-polysilicon transistors for long-term storage. The adjustability of the voltage gain in the electronic neurons allows the implementation of hardware annealing to search for optimal solutions in network retrieving and learning processes very efficiently. In digital neural chips, systolic architecture is used to process the data in a pipelined format for the one-dimensional ring or two-dimensional mesh configurations. Various learning rules are directly supported in the digital approach. In many high-speed image processing applications, numerical computation can be done efficiently using an analog approach, while long-distance communication is best achieved through the digital approach.<>