Systolic multiple-output multipliers for digital signal processing and computer vision

Word-level, bit-serial and bit-level designs for multiplier-less systolic multiple-output multipliers are described. They are characterized in terms of execution speed, hardware requirement and propagation of signals. Their applications to digital signal processing and computer vision are discussed and exemplified respectively by digital filters and a Hough transform.<
>