A VLSI systolic adder for digital filtering of delta-modulated signals | IEEE Journals & Magazine | IEEE Xplore