A video digital signal processor with a vector-pipeline architecture

A 2-GOPS, 60-MIPS DSP with a new vector-pipeline architecture (VDSP: vector digital signal processor) has been developed for video CODEC systems, using 0.8- mu m CMOS technology. The VDSP is programmable and can be adapted to handle various standards for video coding, such as those of CCITT H.261, MPEG (Moving Picture Experts Group), and JPEG (Joint Photographic Experts Group). It also contains a discrete cosine transform (DCT) core as one of the special processing units used to enhance performance. The 12.38-mm*12.90-mm VDSP, which consists of approximately 930 K transistors, operates at a maximum clock rate of 60 MHz. The encoder and the decoder specified in CCITT H.261 (full-CIF mode at 15 frames/s or more, 64 kb/s) can be realized with only two VDSP chips and only one VDSP chip, respectively.<
>