Critical area analysis

The critical area is the region on an integrated circuit where the occurrence of a catastrophic spot defect will cause a functional circuit fault. The author describes how to efficiently compute detailed critical areas with the VLASIC Monte Carlo yield simulator. Methods for reducing the computational cost are described, along with some application examples. An SRAM cell failure caused by an extra second metal defect is analyzed as an example.<
>