Study of Surface Roughness and Dislocation Generation in Strained Si Layers Grown on Thin Strain-Relaxed Buffers for High Performance MOSFETs

In this work, the impact of high temperature annealing typical of CMOS processing on the surface morphology of thin SiGe SRBs is investigated for strained silicon layers above and below the critical thickness