Space efficient ESD methodology for reliable high volt applications

LDMOS-SCR structures have been shown to provide formidable ESD protection. This work characterizes CMOS process regions widely used in high voltage technologies to control triggering characteristics >40V. This is done using the breakdown voltage of a standard gate poly structure and structures without gate oxide further enhancing reliability during an ESD event