Effective Memory Bandwidth and Processor Blocking Probability in Multiple-Bus Systems

This correspondence presents two expressions in calculating effective memory bandwidth for a wide range of multiple-bus configurations. Also presented is an analytical solution for determining each processor's blocking probability in a multiple-bus system where different priorities are assigned to the processors.