An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits | IEEE Journals & Magazine | IEEE Xplore