Coding for Random-Access Memories

A new decoding technique is presented for correcting errors due to bit-oriented hardware failures in parallel, random-access memories. It is shown that the resulting decoder compares favorably, both in complexity and in decoding delay, with currently implemented bit-switching techniques used for the same purpose.