Parallel Digital Differential Analyzer with Arbitrary Stored Interconnections

DRO associative memory, as well as NDRO associative memory, is used for realizing an arbitrary stored interconnection address system and the increment store of a parallel-type DDA. An MFMU is used also for realizing a parallel-type DDA with an arbitary stored interconnection system. In this system each memory cell represents an integrator with its address codes.