Worst-Case Analysis of a Resistor Memory Matrix

The worst-case output voltage ratio V
s
(1)
min
/V
s
(0)
max
is derived for a resistor memory matrix having a finite resistance ratio for the bit elements. It is found that the resistance ratio need not be large, and ratios greater than ten are usually sufficient. Input power and output voltage tradeoffs are also discussed.