An Integrated Timing and Dynamic Supply Noise Verification Methodology for Nanometer CMOS SoC Designs

A semi-dynamic timing analysis flow of dynamic drop consideration applicable to a large-scale circuit is proposed. This technique is compared not only with SPICE simulation but with measurements using built-in noise probing and on-chip delay monitoring techniques, which validates the proposed flow