Leakage Reduction at Architectural Level

In very deep submicron technologies, the leakage power consumption becomes an important contribution to the total power consumption. This paper focuses on architecture comparison and aims at selecting the one with the minimum total power consumption by simultaneously optimizing static and dynamic power dissipations. As an example, the choice of one multiplier over eleven 16-bit multiplier architectures has been performed regarding the lowest total power.