Comments on 'Split ADC' architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC"

For original article by J. McNeill et al. see ibid., vol.40, no.12, p.2437-45, Dec. 2005.