High speed, error corrected, vector S-parameter measurements

Techniques are presented that have been successfully utilized in a high-speed vector network analyzer to reduce multistate device test times without reducing measurement confidence or accuracy compared to conventional network analyzers. The technique utilizes conventional S-parameter measurement practices applied in an integrated instrumentation and computer environment. This integrated test station architecture has been realized in the Scientific-Atlanta Model 2096 and is used as the example.<
>