Design methodology of CMOS low power

The growing demand for portable electronic devices has led to an increased emphasis on power consumption within the IC design industry. In this article, according the design flow of VLSI, we present a survey of low power design methodology at five levels such as system, behavioral, architectural, logic and physical levels.