Practical Statistical Design of Complex Integrated Circuit Products

A practical methodology for the statistical design of complex, logic integrated circuit products is described. It virtually eliminates the overhead associated with statistical modeling by combining a fully automatic, computationally-efficient statistical circuit simulator and worst case simulation tools into a hierarchical design flow.