SEU performance of TAG based flip-flops

We describe heavy-ion test results for two new single-event upset (SEU)-tolerant latches based on transition nand gates, one for single rail asynchronous and the other for dual rail synchronous designs, implemented in AMI 0.5 /spl mu/ process.