Single-event mitigation in combinational logic using targeted data path hardening

A technique is proposed to selectively harden complex combinational logic circuits to single-event (SE) upsets. Propagation paths with sensitive nodes are identified and hardened while minimizing impact on circuit performance.