FPGA implementation of the race-control algorithm for the full-bridge passive resonant commutated poles converter | IEEE Conference Publication | IEEE Xplore