Store memory-level parallelism optimizations for commercial applications | IEEE Conference Publication | IEEE Xplore