Single event effects testing of a PLL and LVDS in a RadHard-by-design 0.25-micron ASIC

SEE testing performed on PLL and LVDS circuits showed both are immune to SEL to a LET of 108 MeV-cm/sup 2//mg. Temporary phase shifts and frequency changes caused by SET in the PLL are investigated.