The effects of device metal interconnect overlayers on SEE testing

Technology advances in wafer processing and design, new device requirements and improved modeling necessitate the need for a careful determination of LET at and through the critical silicon region of interest during SEE testing.