Fault modeling for MOS digital circuits using current limited switch

A fault model for MOS digital circuits is presented. Only two types of faults, and node-short and line-open, are needed to model hard physical failures occurring in MOS integrated circuits. Complicated failures are modeled as multiple-faults consisting of a number of faults of these two types. The model is isomorphic to realistic MOS circuits and can be used in simulating NMOS, CMOS, CVSL, DSLL, and dynamic MOS circuits. Three examples have been discussed and the results compared with outputs of circuit-level simulators.<
>